Copy and paste from http://www.dsstester*com .for* to retreive --------------------------------------------------------------------------------
I just thought I would let the few who care know that I successfully jtagged my clone Pansat 2700-N2. After 2 days of reading, countless burns from making a jtag cable, I am happy to say - I see the light (on the front of my receiver).
For those who need info on how to make the cable, here is a good read http://forums.dsstester*com/vbb/showthread.php?t=41916
As for the process, I downloaded the files from here http://forums.dsstester*com/vbb/showthread.php?t=49054 (Note: do not make a jtag cable as listed in this link - the 2700-n2 has a 10 pin jtag header)
One of the difficult areas in the development of any modern hardware system is the production-testing of the Printed Circuit Boards (PCBs). This is the problem addressed by the IEEE standard number 1149 "Standard Test Access Port and Boundary-Scan Architecture". This standards defines a 5-pin serial protocol for accessing and controlling the signal-levels on the pins of a digital circuit, and has some extensions for testing the internal circuitry on the chip itself (which will not be discussed here). The standard was written by the Joint Test Action Group (JTAG) and the architecture defined by it is known as "JTAG boundary scan" or as "IEEE 1149".
The general structure of the JTAG boundary scan test interface is shown in the following figure
